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Abstract—Since its inception the memristive fuse has been
a good example of how small numbers of memristors can be
combined to obtain useful behaviours unachievable by individual
devices. In this work, we link the memristive fuse concept with
that of the Complementary Resistive Switch (CRS), exploit that
link to experimentally demonstrate a practical memristive fuse
using T iOx-based ReRAM cells and explain its basic operational
principles. The fuse is stimulated by trains of identical pulses
where successive pulse trains feature opposite polarities. In
response, we observe a gradual (analogue) drop in resistive
state followed by a gradual recovery phase regardless of input
stimulus polarity; echoing traditional, binary CRS behaviour.
This analogue switching property opens the possibility of op-
erating the memristive fuse as a single-component step change
detector. Moreover, we discover that the characteristics of the
individual memristors used to demonstrate the memristive fuse
concept in this work allow our fuse to be operated in a regime
where one of the two constituent devices can be switched
largely independently from the other. This property, not present
in the traditional CRS, indicates that the inherently analogue
memristive fuse architecture may support additional operational
flexibility through e.g. allowing finer control over its resistive
state.
Index Terms—Memristor, RRAM, memristive fuse, comple-
mentary resistive switch, analogue memory
I. INTRODUCTION
The development of a bio-inspired computation paradigm
capable of demonstrating practical applications has long been
a holy grail of electronics and neuroscience research. This
effort has been primarily driven by the immense opportunity to
be found in the powerful complementarity that exists between
the fast, reliable and precise Von Neumann-based computers
and the self-adaptive, massively parallel and fault-tolerant
biological systems we see in nature. However, efforts in that
direction have so far been hampered by the sheer complexity
involved in emulating biological processes in silico. Thus far,
a number of approaches have tried to attack this problem by
harnessing the power of Personal Computers (PCs) [1], Micro-
Processor Units (MPUs) [2], Field-Programmable Gate Arrays
(FPGAs) and Graphics Processing Units (GPUs) [3] as well as
bespoke systems exploiting analogue Complementary Metal-
Oxide Semiconductor (CMOS) technologies [4], [5]. The
common problem with these approaches, however, is that they
all employ fundamental components and design methodologies
originally conceived for Von Neumann-based computation.
The resulting power and area costs associated with building
bio-inspired systems of any appreciable scale (e.g. see [6])
have prompted the evolution of alternative approaches.
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Fig. 1. Memristors in practice. a) Measured resistive switching in a
T iOx ReRAM device. Voltage sweeping causes the memristor to toggle
between different resistive states (two such states are marked ‘S1’ and ‘S2’).
In this example toggling occurs abruptly as indicated by the red arrows.
The resulting resistive state can then be assessed as static resistance at a
standardised read-out voltage Vr . In compliance (current-limited) regime,
desired voltage values are displayed rather than measured values. b) Measured
results showing gradual (analogue) switching under pulse-ramp stimulation for
a metal-oxide-based memristor (device M1 in our experiments). c) Memristor
circuit symbol. d) Illustration of metal-oxide implementation of a memristor.
e) Microphotograph of solid-state metal-oxide-based memristor.
One such approach exploits recent advances in the field
of nanoelectronic devices that exhibit the phenomenon of
resistive switching [7], often referred to as ‘memristors’ [8].
Memristors boast a simple, two-terminal structure and an abil-
ity to react to external voltage/current stimuli by changing their
resistive states [9] as seen in the examples of Fig. 1(a,b). These
properties, in turn, allow them to act both as single-component
memory elements (including synapses [10], [11], [12], [13])
and as computational elements [14], [15], which raises the
possibility of shifting much neuro-computational complexity
to new components designed specifically to exhibit biologi-
cal neuron- or synapse-like characteristics. These behavioural
aspects, in tandem with continuous advances in the electrical
and scalability characteristics of memristors [16], [17] indicate
a possible route towards truly scalable bio-inspired systems.
The flexibility and possibilities offered by this approach are
reflected in the variety of memristor implementations and
biologically relevant applications investigated so far. These
include synapse implementations (analogue synapses support-
ing Spike Timing-Dependent Plasticity (STDP) implemented
through metal-oxide- (MOx) or Phase Change Memory-based
(PCM) devices [18], [19], binary stochastic synapses through
Spin-Torque Transfer (STT) devices [20] etc.), small neural
networks [21], neural activity sensors [22] and a host of others,
e.g. [23], [24].
Beyond their use as single-component memory/synapses,
memristors can also exhibit interesting properties when op-
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2Fig. 2. Generalising the complementary resistive switch (CRS) concept:
a) Conceptual CRS behaviour summary under voltage sweep stimulation.
As the voltage is continuously ramped up and down the system transitions
abruptly between two distinct resistive states (blue arrows and red dashed
lines respectively). b) Expected conceptual behaviour of a memristive fuse
under voltage sweeping stimulation. c) Both the CRS and the memristive
fuse are implemented as an ensemble of two memristors connected anti-
serially. d) Microphotograph of array of memristors in contact with a probe
card showing possible connection scheme for linking encircled devices into
a fuse configuration. e) Mapping the integral of a transformation of input
voltage Vb (through the ‘switching function’, see Fig. 3(a)) on an analogue
memristive fuse resistive state. Saturation occurs when the memristive fuse
reaches its operational resistive state ceiling.
erated collectively in small ensembles. One of the most well-
known small device ensembles is the complementary resistive
switch (CRS) configuration [25] seen in Fig. 2(c), i.e. a pair
of memristors supporting binary switching (i.e. between two
distinct high and low resistive states (HRS, LRS)) connected
anti-serially. In typical operation the CRS can only be found in
two distinct states: i) an HRS whereby one of the memristors
is in HRS and the other in LRS and ii) an LRS when both
memristors are in LRS. The CRS changes states abruptly and
in a fully voltage level-dependent fashion since each memristor
features two threshold levels of opposite polarities at which
they carry out their high-low and low-high state transitions,
for a total of four CRS thresholds as seen in Fig. 2(a).
However, if the memristors are allowed to exhibit analogue
(gradual) switching at a voltage-dependent rate (Fig. 2(b))
the ensemble generalises to a ‘memristive fuse’ as originally
described in [26]. As a result, two new properties may arise: i)
The memristive fuse becomes able to assume a large number
of resistive state states and ii) the switching no longer occurs
consistently abruptly. These properties are important because
now the fuse can continuously change states in response to
both stimulus duration and voltage amplitude, i.e. it becomes
capable of storing information on the history of the input
stimulus signal in its overall resistive state (Fig. 2(e)).
Such unconventional components that find no direct equiv-
alent in nature may prove useful for complementing the
field of bio-inspired computation (‘beyond bio-inspired com-
putation’). In this work, we experimentally demonstrate a
practical memristive fuse consisting of two metal-oxide-based
solid state memristors and show how its intrinsic properties
allow it to function as a rudimentary step detector. Section
II describes the typical behaviour of individual memristors,
presents measured electrical characterisation data from solid-
state devices and explains how two exemplars can be combined
to result in a memristive fuse. Section III shows experimental
results illustrating fuse behaviour whilst section IV provides
a brief overview of practical fuse operation considerations
including avenues for further exploration. Finally, section V
concludes the paper.
II. MATERIALS AND METHODS
A. Memristor device fabrication and testing
The tested memristive devices are based on metal-insulator-
metal (MIM) structure fabricated on 200 nm insulating SiO2
film, which was thermally grown on silicon wafer. The bottom
and top electrodes (BE, TE) were deposited via electron beam
evaporation technique, where the active layer was deposited
by reactive magnetron sputtering. All layers were patterned
and defined by conventional optical lithography and lift-off
processes. Oxygen plasma cleaning step was carried out before
each material deposition for obtaining more reliable and better
quality devices. The final stack consists of Pt/T iOx/Pt/T i
with respective thicknesses of 10/25/10/5nm. A Ti layer
was needed for adhesion purposes and the resulting TiOx
film was near stoichiometric. Figures 1(d,e) depict a schematic
view and SEM micro-photograph of a single memristor cell
respectively.
All experiments performed towards this work employed an
upgraded version of the memristor characterisation instrument
reported in [27]. All devices involved were probed directly
on-wafer via a probe-card as illustrated in Fig. 2(d). The BE
was always kept grounded and all quoted voltages refer to the
TE.
B. Memristive fuse basic operation concept
The operation of the memristive fuse arises naturally from
the resistive switching characteristics of its constituent mem-
ristors, and specifically the link between input voltage and
degree of resistive switching under fixed-duration pulsed stim-
ulation. The sensitivity of switching to input voltage amplitude
can be assessed by applying a series of voltage pulse train
ramps to each device and measuring the resistive state of the
Device Under Test (DUT) at the end of each train as seen in
Fig. 1(b) and described in detail in [28]. Subsequently the re-
sistive state change precipitated by each voltage level tested is
assessed and the relation between resistive state change (∆R)
and applied voltage is summarised in a ‘voltage sensitivity’
plot (or ‘switching’ plot). Measured and fitted switching plots
for pulse duration fixed at 100µs are shown in Fig. 3(a) for
the two devices used to implement the memristive fuse in
section III. The fitting model used is a simple, empirical, four
parameter model:
3Fig. 3. Memristive fuse implementation: a) Switching function for the two
devices used to construct the memristive fuse and fittings to model in eq.
1. Associated fitting parameters are in table I. Convention for forward and
reverse bias regions (pale blue and red respectively) of memristor operation
also shown. b) Connectivity of test devices for memristive fuse experiments
in this work. c) Example of a ‘switching load line’ for the two devices from
(a) connected as indicated in (b) and with pulse bias voltage Vb slightly lower
than 3V .
TABLE I
FITTING (ABOVE SEPARATOR LINE) AND RESISTIVE STATE OPERATING
(BELOW SEPARATOR) PARAMETERS FOR DEVICES USED IN MEMRISTIVE
FUSE EXPERIMENTS.
Parameter M1 M2 Units
Vth+ 1.07 0.71 V
Vth− -0.52 -0.45 V
a+ 235.2 439.4 Ω/V 2
a− -91.8 -298.2 Ω/V 2
Base resistive state ≈3.3 ≈4.5 kΩ
Resistive state range 3.0 - 3.6 4.1 - 4.9 kΩ
∆R(Vb) =

a+ · (Vb − Vth+)2, Vb > Vth+
0, Vth− < Vb < Vth+
a− · (Vb − Vth−)2, Vb < Vth−
(1)
where ∆R(Vb) is the change in resistive state, a+,− fitted
scaling parameters, Vth+,− the fit-estimated thresholds of the
memristor and Vb the bias voltage applied across it. Memristor
resistive state read-out operations are in all cases carried out at
a standardised read-out voltage of +0.2V and resistive state
is formally defined as static resistance at that voltage level.
This is necessary in order to provide a comparable means of
assessing resistive state for devices that may feature non-linear
I-V characteristics [29].
The shape of the switching plot strongly determines mem-
ristive fuse operation: drawing inspiration from the load line
analysis technique we can combine the switching fittings into
a ‘switching load line’ for an anti-serial connection of two
devices as shown in Fig. 3(b). Fig. 3(c) shows a load line
example for switching under positive bias voltage Vb. Because
of the anti-serial connection, the switching load line consists
of the positive Vb segment of the voltage sensitivity function
of M2 and the negative Vb segment for M1. Given some initial
resistive state for each device and assuming that the voltage-
dependence of the switching rate of each device is relatively
independent of its running resistive state (approximately true
within a sufficiently small resistive state range) we can use
the switching load line to start extracting information on the
expected, conceptual behaviour of the memristive fuse.
We begin by noting that pulsing the memristive fuse at
Vb will always cause M1 and M2 to experience an de-
crease/increase in their resistive states respectively and hence
their potential divider voltage (Vx) increases with each applied
pulse, as marked in Fig. 3(c). Notably, the precise trajectory
of Vx will depend on both the shape of the switching plot and
the precise shape of the IV curves of the devices involved,
but the effects are always the same: a) the balance of voltage
distribution between the two devices in the divider shifts from
one device to the other and b) eventually, M2 will saturate at
its operational resistive state ceiling (‘reset’ process) and M1
will saturate at its resistive state floor (‘set’ process) therefore
stabilising the memristive fuse at a relatively high resistive
state; similar to the HRS state in the traditional, binary CRS.
Furthermore we observe that the pulse voltage amplitude has
been set in such way that the switching load lines form a ‘bot-
tleneck’, i.e. a region in the divider voltage space whereby both
memristors experience relatively small changes in resistive
state. For appropriate initial values of Vx (as in example of Fig.
3(c)) the net effect is that during the early stages of pulsing at
constant amplitude Vb the memristive fuse will experience a
drop in overall resistance driven by M1 whilst in later stages
it will experience a rise in overall resistance driven by M2.
This intermediate stage where the fuse features relatively low
resistive state is similar to the traditional CRS LRS where both
devices in the complementary switch are at their resistive state
floors. Memristive fuse operation is similar when the polarity
of Vb is reversed. We have thus created a simple, analogue
circuit component that encodes the accumulation of many
same polarity pulsing events as an HRS whilst reacting to
unexpected, anti-polar pulsing events by dropping its resistive
state, as shown in Fig. 2(e).
III. EXPERIMENTAL RESULTS
The proposed memristive fuse topology was tested exper-
imentally using the devices from Fig. 3(a) connected anti-
serially as illustrated in Fig. 2. Results are shown in Fig.
4. Following initialisation to a saturated state the memrsitive
fuse reacts to two trains of pulses with opposite polarities and
suitably chosen amplitudes in a qualitatively similar manner:
exhibiting a sharp, initial ‘dip’ followed by a slower ‘recovery’
phase as projected.
We notice that the two ‘dip and recovery’ responses are
subtly different. With negative stimulus polarity the dip is
4Fig. 4. Experimental demonstration of memristive fuse behaviour. The
resistive state of the fuse (top trace) shows a ‘dip and recovery’ response
to both trains of pulses regardless of the polarity of the input signal (bottom
trace). Red and blue arrows show which device dominates fuse behaviour
as the input pulse sequence progresses. Inset: Under these biasing conditions
both memristors operate normally, i.e. above their switching thresholds (green
bars).
sharper and the recovery slower than in the positive stimulus
case. Closer inspection suggests this may be linked to the
balance between the sensitivities of each device to voltage
and the resistive state ratio of the devices affecting the precise
distribution of voltage within the divider. M2 is slightly more
sensitive to voltage than M1, as shown in Fig. 3(a) whilst at
the same time it operates at a higher resistive state than M1
and hence should capture more of the voltage applied across
the memristive fuse provided the IV curves for both devices
are qualitatively similar. As a result, the overall fuse response
is slower when M1 dominates behaviour.
The mismatch in the voltage sensitivity of the two devices
in the memristive fuse has a further implication: if the fuse
is operated at lower voltages it might be possible to exert
an influence on the resistive state of M2 only whilst leaving
M1 largely unaffected. Experimental results in Fig. 5 show
that this is indeed the case. The memristive fuse sets and
resets in a completely bipolar fashion (opposite polarity has
opposite effect on resistive state) fully consistent with the
voltage sensitivity plot for M2, although at higher voltages in
comparison to solo operation of M2. Whether this isolation of
M2 can be achieved throughout the entire resistive state range
of M1 and if so under what specific biasing circumstances
requires further, dedicated study. The ability to selectively
exert control on only one of the two devices in the memristive
fuse may allow access to far more flexible modes of fuse
operation, for example opportunities to set fuse resistive state
to an ‘ultra-HRS’ level where both constituent memristors at
their operational resistive state ceilings; a situation normally
inaccessible in the traditional CRS topology. The precise
interrelation between operating voltages and memrsitive fuse
operating regimes is a complex topic that merits further,
dedicated study.
IV. DISCUSSION
In this work we used a simplified description of memristor
operation in section II in order to offer a basic, concept-
level explanation of the observed fuse ensemble functionality.
However, practical memristive devices typically exhibit rich
Fig. 5. Exploiting device mismatch to expand memristive fuse capabilities.
The resistive state of the fuse is controlled through exclusive manipulation
of M2 (top trace) when the input stimulus voltage (bottom trace) is strong
enough to influence M2, but not M1 (inset). Inset: Only device M2 influences
switching in this biasing regime (green bar) whilst M1 seems to remain largely
inert (red bar).
dynamics far beyond what our ‘well-behaved’ switching plots
can capture. Let us review our assumptions and consider the
implications when they no longer hold:
‘The switching plot can be modelled by a monotonic
function of bias voltage’: In practice it has been observed
that devices can exhibit non-monotonic switching plots like
the example in [28] (Fig. 4(b2)) where the switching plot
exhibits a curvature reminiscent of f(x) = a · x3. Such
switching characteristics would imply that the switching load-
lines in Fig. 3(c) might cross for appropriately selected bias
voltages and thus automatically define fixed points that the
memristive fuse could be forced to converge to (attractors) if
initialised within the corresponding basin of attraction (Fig.
6(a)). Nevertheless, so long as the memristive fuse constituent
devices are operated at a voltage where the switching load
lines do not cross, the fundamental behaviours seen in section
III are in principle preserved.
‘The switching function is independent of running resistive
state’: In practice this dependence can be very complex, but in
the simple case where running resistive state influences switch-
ability in an approximately multiplicative way we can describe
the effect through a window function which ‘stretches’ the
switching function (and therefore also the switching load lines
from Fig. 3(b)) in the y-direction (Fig. 6(b)). In that situation,
the precise opening of the bottleneck region will continuously
change during operation as the memristors change their resis-
tive states, but the qualitative behaviour from section III will
still be preserved so long as the bottleneck doesn’t completely
disappear (i.e. switching load lines do not cross). The precise
effects of this complexity require further, dedicated study.
‘Memristor I-V is linear’: Non-linearities and asymmetries
in the I-V characteristics of the memristors will affect the
precise distribution of voltage between the two halves of
the memristive fuse (Fig. 6(c)). This breaks any direct link
between measured individual memristor resistive state (carried
out at a standard read-out voltage) and actual potential divider
voltage under fuse pulse stimulation conditions. For the same
reason the resistive state of the entire fuse acting as a single
component is different to the sum of the as-measured individ-
ual memristor component resistive states. However, so long as
5Fig. 6. Understanding the complexity of the memristive fuse behaviour. a)
If switching functions are not monotonic in Vx then the fuse can potentially
react to stimuli of appropriate amplitude Vb by converging their resistive
states towards/away from specific attractors/repellers. b) The dependence of
switching voltage sensitivity to the running resistive state of each constituent
device of the fuse implies that as the fuse changes state the switching load
line and consequently the shape of the ‘bottleneck’ area is constantly being
reshaped. c) Non-linearities and asymmetries in device I-V render predicting
the constantly shifting divider voltage Vx for given bias voltage Vb in
operando, and consequently the precise degree of switching, difficult.
a change in ‘as measured’ R(M1)R(M2) ratio translates into a shift
of the potential divider voltage in the expected direction the
qualitative behaviour of the memristive fuse will be preserved.
The precise conditions under which this shall occur are a
subject of further study.
The memrsitive fuse’s intrinsic properties hint towards some
interesting applications: The observed relationship between
dip and recovery indicates an inherent ability of the fuse to
respond quickly and strongly when a series of many pulses
of the same polarity is suddenly interrupted by stimuli of
the opposite polarity, i.e. to detect sudden changes in input
signal polarity regardless of the actual polarities of all stimuli
involved. This opens up the possibility for the application
of the memristive fuse as a rudimentary, single-component
step detection element for bio-inspired computation. When
operated in such manner long series of same polarity events
in the input data-stream will be encoded into high fuse
resistive state values whilst the arrival of even relatively small
numbers of ‘novel’ signals will appear as substantial drops
in fuse resistive state. In biological terms, the memristive
fuse will therefore act as a ‘direction of change-independent’
variation of the classical adaptable neuron1. Notably, higher
level applications exploiting this behaviour have already been
proposed where memristors are connected in square [26] or
hexagonal [30] pixel grids, i.e. connectivity patterns similar
to those observed in the outer plexiform layer of the retina
[31], for the purpose of image edge detection in a biomimetic
fashion.
1Which responds to sudden increases in input stimulation with a transient
increase in its firing rate.
V. SUMMARY
Overall, in this work we have: a) presented an analogue
generalisation of the well-known CRS concept, b) provided a
simple and intuitive link between basic device characteristics
and expected memristive fuse operation, c) showed experimen-
tal evidence of fuse behaviour in metal-oxide memristor pair
ensembles and d) made some important observations regarding
the expected influence of three key memristor properties on the
precise fuse characteristics (voltage sensitivity of switching,
resistive state-dependence of switching, I-V non-linearity).
We have also concluded that whilst they will undoubtedly
affect behaviour quantitatively, the qualitative aspects of fuse
behaviour are expected to be conserved so long as a few simple
but fundamental assumptions hold. Our discussion highlighted
the emergence of a wealth of complexities as the traditional,
binary CRS is generalised to a memrsitive fuse; complexities
that must either be mitigated to allow good single-component
step detector operation or engineered to allow the memristive
fuse to fulfil entirely different functions in a single component
(both currently under investigation). Finally, we have offered
a glimpse into how the inherent properties of the proposed
memristive fuse may allow it to find interesting applications,
exemplifying its ability to act as a simple, two-terminal, single-
component step detector.
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